WANG Liwei, CAI Jinyan, XU Chengzhi, ZHU Sai. Self-repair Strategy of Wire Fault Tolerance in Embryonic Electronic Array[J]. Acta Armamentarii, 2020, 41(9): 1848-1860.
[1] ZHUO Q Q,QIAN Y L,LI Y,et al. Embryonic electronics: state of the art and future perspective[C]∥Proceedings of the 11st IEEE International Conference on Electronic Measurement and Instruments. Harbin,China:IEEE,2013:140-146. [2] 李岳,钱彦岭,卓清琪,等.胚胎型仿生自修复技术[M]. 北京:国防工业出版社,2014. LI Y,QIAN Y L,ZHUO Q Q,et al.Embryonic bio-inspired self-healing technology[M].Beijing:National Defense Industry Press,2014. (in Chinese) [3] 林勇.基于进化型硬件的容错方法研究[D].合肥:中国科学技术大学,2007. LIN Y. Research fault tolerance methods based on evolvable hardware[D]. Hefei: University of Science and Technology of China,2007.(in Chinese) [4] 杨姗姗. 胚胎型仿生硬件细胞电路设计与自修复方法研究[D].南京:南京航空航天大学, 2007. YANG S S.Research on the circuit design and self-repairing method of embryonic bio-inspired hardware[D].Nanjing:Nanjing University of Aeronautics and Astronautics,2007.(in Chinese) [5] MARCHAL P,NUSSBAUM P,PIGUET C,et al.Embryonics: the birth of synthetic life[M].SANCHEZ E,TOMASSINI M. Owards Evolvable Hardware. Lausanne,Switzerland:Springer,1996: 166-196. [6] 王涛,蔡金燕,张民国,等.基于整数非线性规划的总线胚胎电子系统细胞数目优选[J].兵工学报,2018,39(6):1132-1143. WANG T,CAI J Y,ZHANG M G,et al. Optimal selection of cell number of bus-based embryonic electronic system based on integer nonlinear programming model[J].Acta Armamentarii,2018,39(6): 1132-1143.(in Chinese) [7] 王南天,钱彦岭,李岳.仿生自修复硬件多层结构模型[J]. 国防科技大学学报,2016,38(4):85-89. WANG N T,QIAN Y L,LI Y.Multi-layer structural architecture for bio-inspired self-healing hardware[J].Journal of National University of Defense Technology,2016,38(4): 85-89.(in Chinese) [8] 肖艺,鲁华祥,陈刚,等.基于仿生学的多层自适应容错重构阵列研究[J].仪器仪表学报,2016,37(2): 437-445. XIAO Y,LU H X, CHEN G,et al. Bio-inspired method to develop the multi-layer and self-adaptive reconfigurable array[J].Chinese Journal of Scientific Instrument,2016,37(2):437-445. (in Chinese) [9] 李丹阳,蔡金燕,孟亚峰,等.一种簇结构的胚胎电子细胞阵列[J].兵工学报,2018,39(3): 537-552. LI D Y,CAI J Y,MENG Y F,et al. Novel electronic cluste-based embryonics array[J].Acta Armamentarii,2018,39(3): 537-552. (in Chinese) [10] ORTEGA-SANCHEZ C,TYRRELL A.MUXTREE revisited: embryonics as a reconfiguration strategy in fault-tolerant processor arrays[C]∥Proceedings of the 2nd International Conference on Evolvable Systems. Lausanne, Switzerland: Springer,1998: 206-217. [11] ZHANG X,DRAGFFY G,PIPE A,et al.A reconfigurable self-healing embryonic cell architecture[C]∥Proceedings of the International Conference on Engineering of Reconfigurable System and Algorithms. Las Vegas,NV,US: CSREA Press,2003: 134-140. [12] 朱赛,蔡金燕,孟亚峰,等.具有故障细胞的胚胎电子阵列上目标电路评估[J].兵工学报,2016,37(11): 2120-2127. ZHU S,CAI J Y,MENG Y F,et al. Evaluation of target circuit realized on embryonics array with faulty cells[J].Acta Armamentarii,2016,37(11): 2120-2127.(in Chinese) [13] ORTEGA C,TYRRELL A.Reliability analysis in self-repairing embryonic systems[C]∥Proceedings of the 1st NASA/DoD Workshop on Evolvable Hardware. Pasadena,CA US: IEEE,1999: 120-128. [14] 李廷鹏.基于总线结构的仿生自修复技术研究[D].长沙:国防科学技术大学,2012. LI T P. Research on bio-inspired self-repairing technology based on busstructure[D].Changsha: National University of Defense Technology,2012. (in Chinese) [15] WANG T,CAI J Y,MENG Y F.A novel embryonics electronic cell array structure based on functional decomposition and circular removal self-repair mechanism[J].Advances in Mechanical Engineering,2017,9(9):1-16. [16] 王涛,蔡金燕,孟亚峰,等.基于多态系统的总线胚胎电子阵列可靠性分析[J].北京航空航天大学学报,2018,44(3): 593-604. WANG T,CAI J Y,MENG Y F,et al.Reliablity analysis of bus-based embryonic electronic array based on multi-state system[J].Journal of Beijing University of Aeronautics and Astronautics,2018,44(3):593-604.(in Chinese) [17] ZHANG Z,WANG Y R.Method to self-repairing reconfiguration strategy selection of embryonic cellular array on reliability analysis[C]∥Proceeedings of 2014 NASA/ESA Conference on Adaptive Hardware and Systems. Leicester,UK: IEEE,2014: 225-232. [18] ZHANG Z,QIU Y,YUAN X T,et al.A self-healing strategy with fault-cell reutilization of bio-inspired hardware[J].Chinese Journal of Aeronautics,2019,32(7):1673-1683. [19] 王涛,蔡金燕,孟亚峰,等.典型胚胎电子系统结构与性能的数学描述方法[J].兵工学报,2018,39(7):1339-1351. WANG T,CAI J Y,MENG Y F,et al.Mathematical description method for typical embryonic electronic system structure and performance[J]. Acta Armamentarii,2018,39(7):1339-1351.(in Chinese) [20] 姜桂圆.片上处理器阵列容错重构技术[D].天津:天津大学,2014. JIANG G Y.Fault-tolerant reconfiguration techniques for processor arrays on chip[D].Tianjin: Tianjin University,2014. (in Chinese) [21] KOZA J R,BENNETT F H,ANDRE D,et al.Automated synthesis of analog electrical circuits by means of genetic programming[J].IEEE Transactions on Evolutionary Computation,1997,1(2): 109-128. [22] KUNG S Y,JEAN S N,CHANG C W.Fault-tolerant array processors using single-track switches[J].IEEE Transactions on Computer,1989,38(4): 281-294. [23] LALA P K,KIRAN KUMAR B,PARKERSON J P.On self-healing digital system design[J].Microelectron Journal,2006,37(4): 353-362. [24] 郝国锋,王友仁,张砦,等.可重构硬件芯片级故障定位与自主修复方法[J].电子学报,2012,40(2): 384-388. HAO G F,WANG Y R,ZHANG Z,et al.In-chip fault localization and self-repairing method for reconfigurable hardware[J]. Acta Electronica Sinica,2012,40(2): 384-388. (in Chinese) [25] 王敏,王友仁,张砦.三维可重构阵列互连资源在线分布式容错方法[J].计算机应用研究,2013,30(8): 2360-2363. WANG M,WANG Y R,ZHANG Z.Interconnection resources online distributed fault tolerant method for three dimensional reconfigurable array[J].Application Research of Computers,2013,30(8): 2360-2363. (in Chinese) [26] WU J G,ZHU L T,HE P L,et al. Reconfigurations for processor arrays with faulty switches and links[C]∥Proceedings of the 15th IEEE/ACM International Symposium on Cluster,Cloud and Grid Computing. Shenzhen,China: IEEE,2015: 141-148. [27] 余殷雷,司派发,黄维康.诊断FPGA连线资源单故障的最少编程步数[J].微电子学,2000,30(4):221-226. YU Y L,SI P F,HUANG W K.Minimizing programming step for diagnosis of interconnect fault in FPGA[J].Microelectronics,2000,30(4): 221-226. (in Chinese)