[1] 吴曼青. 数字阵列雷达的发展与构想[J]. 雷达科学与技术,2008, 6(6):401-405. WU Man-qing. Development and future design of digital array radar[J]. Radar Science and Technology, 2008,6(6):401-405. (in Chinese) [2] Sjstrm U, Karlsson M, Hrlin M. Design and implementation of a digital down converter chip[C]∥ Proceedings of European Signal Processing Conference EUSIPCO’96. Trieste, 1996: 284-287. [3] Mahesh R, Vinod A P, Lai E M K, et al. Filter bank channelizers for multi-standard software defined radio receivers[J].Journal of Signal Processing Systems for Signal, Image and Video Technology. Springer, Article in Press: DOI 10.1007/s11265-008-0327-y. [4] Feiteng Luo, Weidong Chen. An economical TDM design of multichannel digital down converter[C]∥Proceedings of ICSP2008. 2008:498-501. [5] Paul Fielding Smith, Hills,Tex., Alan P. Rottinghasus, et al. Multi-channel digital transceiver and method [P]. American,5812605, 1998. [6] John Patrick Farrell. Digital hardware design decisions and trade-offs for software radio systems [D].Blacksburg: Virginia Polytechnic Institute and State University, 2009: 51-53. [7] Jou Shyh-jye, Wu Shou-yang, Wang Chorng-kuang. Low-power multirate architecture for if digital frequency down converter [J].IEEE Transactions on Circuits and Systems-Ⅱ: Analog and Digital Signal Processing,1998,45(11):1487-1494. [8] Michael Lhning, Tim Hentschel, Gerhard Fettweis. Digital down conversion in software radio terminals [C]∥Proceedings of the 10th European Signal Processing Conference.Tampere, 2000: 1517-1520. [9] Graychip lnc.GC4016-Muti-standard quad DDC chip data sheet[Z]. Graychip Inc, 2009. [10] Intersil lnc. ISL5416 Four-channel wideband programmable down converter [Z]. Intersil Inc., 2003. [11] Analog Devices lnc. AD6654 14-Bit, 92.16 MSPS, 4-/6-channel wideband IF to baseband receiver [Z].Analog Devices Inc.,2005. [12] Simon Underhay. 使用一个FPGA 便可实现的64通道下变频器[J].电子设计应用, 2006,(9):98-100. Simon Underhay. Down convert 64 channels using just one FPGA [J]. Electronic Design & Application,2006, (9):98-100. (in Chinese) [13] Innovative Integration Inc. IP-DDC128 128 channel digital downconversion core for FPGA[Z]. Innovative Integration Inc, 2007. [14] 黄振,杨士中,陆建华.直扩系统中数字匹配滤波器的设计仿真[J].电讯技术, 2002,(2):8-13. HUANG Zheng, YANG Shi-zhong, LU Jian-hua. Simulation for designing DMF of DSSS[J]. Telecommunication Engineering,2002,(2):8-13. (in Chinese) [15] 高原,林海都,高强. 基于FPGA的全数字Costas环的设计与实现[J].电子技术应用,2007,(10):34-36. GAO Yuan, LIN Hai-du, GAO Qiang.Design and implementation of costas loop based on FPGA[J]. Application of Electronic Technique,2007,(10):34-36. (in Chinese) |